[1].JinJ, Yu DunShan,“VLSI Design of FC-1 and FC-2 in Fiber Channel”,Chinese Journal of Electronics, Vol.19,No.1, 57-60.SCI/EI。
[2].JinJ, Yu DunShan, “高速并行BCH译码器的VLSI设计”,北京大学学报(自然科学版),
第45卷,第2期,2009年。
[3]. JinJ, Yu DunShan,“Power and Time Efficient Clock Synchronization in Fiber Channel”,
The 9th International Symposium on Communications and Information,2009,EI。
[4] JinJ, Shi J., Zhang X.G., “A High Linear Power Amplifier for WLAN”,Journal of Semiconductors,Vol.37,No.2,2016。